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(57) ABSTRACT
A circuit having a fingerprint for identification of a particular
instantiation of the circuit is disclosed. The circuit may
include a plurality of digital circuits or gates. Each of the
digital circuits or gates is responsive to a configuration volt-
age applied to its analog input for controlling whether or not
the digital circuit or gate performs its intended digital func-
tion and each of the digital circuits or gates transitioning
between its functional state and its at least one other state
when the configuration voltage equals a boundary voltage.
The boundary voltage varies between different instantiations
of the circuit for a majority of the digital circuits or gates and
these differing boundary voltages serving to identify (or fin-
gerprint) different instantiations of the same circuit.
10 Claims, 16 Drawing Sheets
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Camouflaging the Functions of Electronic Circuits" and filed
on Apr. 18, 2005, the disclosure of which is hereby incorpo-
rated herein by reference.
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voltage corresponds to a boundary voltage, the boundary
voltages varying between different instantiations of said cir-
cuit for a majority of said digital circuits or gates. The circuit
also includes a plurality of digital to analog converters for
5 generating configuration voltages each appliedto one ormore
of said plurality of digital circuits or gates.
In another aspect the present invention provides a method
of uniquely identifying instantiations of functionally identi-
cal circuits. This method includes representing small manu-
10 facturing tolerance related differences between particular
instantiations of the functionally identical circuits as a plu-
rality of numbers, each number being associated with a par-
ticular gate or a group of gates of an instantiation of said
15 functionally identical circuits; and determining said numbers
for a particular instantiation of said functionally identical
circuits, said numbers serving to uniquely identify said par-
ticular instantiation of said functionall identical circuits.
1
FINGERPRINTED CIRCUITS AND METHODS
OF MAKING AND IDENTIFYING THE SAME
CROSS REFERENCE TO RELATED
APPLICATIONS
This invention was made under NASA contract NAS7- 	 y
03001 and therefore the government has certain rights in this 	 DESCRIPTION OF THE FIGURES OF THE
technology.	 20 DRAWING
TECHNICAL FIELD
Described is a method by which variations due to manu-
facturing tolerances can be used to uniquely identify a fabri-
cated Integrated Circuit (IC). The disclosed techniques can be
used to fingerprint even non-integrated circuits or circuits
employing a plurality of ICs arranged in a desired configura-
tion. Using the disclosed technology one instantiation of a
circuit can be readily distinguished from another instantiation
of the same functionally identical or equivalent circuit.
BACKGROUND OF THE INVENTION
Identification techniques are well known in the art. For
example, an IC can be fabricated with fused links or a pro-
grammable read only memory (ROM), that are programmed
after the IC is manufactured, to thereby imbed a serial number
in the IC. However, the serial number is easily readable in
such prior art devices and moreover it is relatively easy to
replicate the IC with the same imbedded serial number.
Fingerprinting is different. Fingerprints can be read, but
they cannot (or virtually cannot) be replicated. The present
invention relates to fingerprinting an IC, for example, so that
it can be uniquely identified compared to other ICs made at
the same time even using common masks and/or semicon-
ductor dies.
The present invention can be used to fingerprint even non-
integrated circuits or circuits employing a plurality of ICs
arranged in a desired configuration.
BRIEF DESCRIPTION OF THE INVENTION
In one aspect the present invention provides a circuit hav-
ing a fingerprint for identification of a particular instantiation
of the circuit. The circuit includes a plurality of digital circuits
or gates, the plurality digital circuits or gates each having an
analog input and wherein each of said digital circuits or gates
has at least one functional state wherein the corresponding
digital circuit or gate performs an intended digital function
and at least one other state wherein said intended digital
function is not performed, each of said digital circuits or gates
being responsive to a configuration voltage applied to its
analog input for controlling whether or not said digital circuit
or gate performs its intended digital function, each of said
digital circuits or gates transitioning between its functional
state and its at least one other state when the configuration
FIG. 1 is a block diagram of a gate or circuit which per-
forms some desired function when an analog control or con-
25 figuration voltage applied thereto falls with a particular range
of voltages.
FIG. 2 depicts the relationship between the possible values
of an analog control or configuration voltage A and the func-
tion performed by gate or circuit.
30 FIG. 3 is a pictorial representation of the nominal mini-
mum value of the analog signal A as shown in relation to four
hypothetical empirical values measured from other circuits
ICA -ICS of identically designed netlists of transistors.
FIGS. 4a-4c depict the effect of varying an analog control
35 or configuration voltage A for eight polymorphic digital cir-
cuits fabricated on two separate ICs, chip 1(FIG. 4a) and chip
2 (FIG. 4b). The boundaries of functionality were tested and
are indicated by the regions marked f0 ... fn for chips 1 and
2. The range of the analog input is shown from 0 volts on the
40 left to 1.8 volts on the right. Hatched regions indicate unde-
fined or unstable functionality. FIG. 4c is an overlay of FIGS.
4a and 4b (without the hatched regions for clarity purposes)
showing the variability of the starting voltages and ending
voltages for the respective functions of each of the eight gates.
45 FIG. 5 depicts an embodiment where example of a single
analog control signal wire 14 configures two different digital
circuits or gates, g0 and gl.
FIG. 6 depicts the different functional ranges for the two
gates represented in FIG. 5.
50 FIG. 7 is similar to FIG. 6 in that it depicts the different
functional ranges for the two gates represented in FIG. 5, but
this figure depicts more generalized situation in which the
boundaries of two different functional regions of two differ-
ent circuits overlap.
55 FIG. 8 depicts example of two different functional regions
on the same signal wire connected to two different analog-
configurable digital circuits. Also shown is the difference
between two different ICs, ICA and IC,. The dashed lines help
show how the empirically measured boundaries of the differ-
60 ent functional regions are different between different ICs.
FIG. 9 depicts the functional regions of the two gate
example for FIG. 5. There are two functional regions here,
Regl and Reg2. There is a lower and an upper boundary for
each functional region indicated by Rx, and RxU.
65 FIG. 10 is a representation of the measurement problem
with precision given by the hatched number line and the mean
and sigma shown along that line.
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FIG. 11 is a graph showing the distribution of boundary
values around the nominal value for functional boundaries.
FIG. 12 is a block diagram of a six function polymorphic
gate.
FIG. 13 is a block diagram of a digital circuit having a
plurality of black box circuits 10 1 405 having analog voltages
supplied by a series of DACs 14 1 445 . Note that of black box
circuits 102 and 103 are controlled by a common DAC 14213,
in the manner described with reference to FIGS. 5-7.
FIG. 14 is a diagram showing the set of all possible bound-
ary conditions which could exist, the set of boundary condi-
tions determined at initial manufacture (the fingerprint of the
corresponding device or circuit) and the set of boundary
conditions are tested during a given test when the finger-
printed device or circuit is being utilized in the field (or
`wild').
FIG. 15 is a depiction of two gates each having a single
function f having an associated configured range (Ac me„ to
Ac__).
FIG. 16 shows a plot of the likelihood of a distribution with
the same sigma as the distribution shown in FIG. 11, produc-
ing two identical fingerprints and plotted as a function of the
number of boundaries in the system.
DETAILED DESCRIPTION OF THE INVENTION
The disclosed method involves the configuring of a digital
circuit by a vector of analog values, preferably, but not nec-
essarily, voltage. FIG.1 depicts a simple circuit or gate (called
a 'black box' as its particular functionality is not important to
an understanding of the present invention). The black box
gate or circuit 10 has at least one typically digital input and
has at least one typically digital output. An analog control
voltage A is applied to another input of gate or circuit 10. The
magnitude of the applied voltageA controls the function f (or
as will be seen, functions fo , fl , ... f) which the gate or circuit
10 performs. When the magnitude of the applied voltage A
falls within a particular range which the gate or circuit 10
performs some desired or desirable digital function f.
The gate or circuit 10 has a feature that when fabricated
yields a particular digital function of a set of digital inputs (I)
and digital outputs (Q) when configured correctly with a
single, or preferably a set, of analog control or configuration
inputs (A), where I, Q and A are vectors containing a set of
individual signals. A simple black-box gate might have a
single analog control or configuration input A, whereas a
more complex gate or circuit 10 preferably has many control
or configuration inputs A o, A l , ... Am_, (see FIG. 13 which
only shows five gates or circuits 10,-10,—a real life complex
circuit could have hundreds, thousands or even many more
gates or circuits 1014Om).
Each of the analog inputs A are given in the range between
some minimum value (Ax_,,) and some maximum value
(AX__) and each input has a range (Ac_,, to Ac mes over
which the correct circuit function will be exhibited subj ect to
the constraint that ACm ?Axm „ and Ac_ -Ax_. This
relationship is shown pictorially by FIG. 2. In FIG. 2 therange
of the analog configuration signal is shown as the horizontal
axis with the minimum atAx m „ and maximum atAx m,,. This
axis indicates that for some particular analog configuration
signal A (an arbitrary signal in the analog configuration vector
A, numerated as Ao to Am _ 1 for an m-signal vector) the input
should not be below the value Ax.,, nor above the value
Ax._. When the analog configuration or control signal A
falls in the Ac.,, to Ac._, the gate or circuit 10 performs
some desired function f. When outside that range, the gate or
circuit 10 performs either a non-desirable function or an
4
indeterminate function. The reference here (and hereinafter)
to gate or circuit 10 is intended to be general enough to refer
to the individual black box circuits or gates 10 1 405 of FIG.13
and/or to the soon to be described polymorphic gates and
5 circuits, unless the context dictates otherwise.
The functioning of an individual gate or circuit (i.e. a group
of gates) 10 is controlled by the analog voltage A which in
turn is preferably generated by a Digital to Analog Converter
10 
(DAC) 12. In order for the individual gate or circuit 10 to
perform a desired function f then its associated DAC 12 must
produce a voltage which falls in the range of Ac_,, to Acmax.
In order to determine the magnitude of Ac.,, and/or Ac._
with some reasonable degree of precision, then DAC 12 must
15 have a sufficient number of bits to provide a desirable amount
of resolution. The DAC 12 shown in FIG. 1 is depicted as a
six-bit DAC, but apart from circuit complexity issues, the
more precision the DAC 12 has the better since it yields
greater precision in fingerprinting a particular gate or circuit
20 10. So six bits here is just exemplary and in all likelihood the
DAC 12 will have more than six bits in most real world
applications. Of course, the numbers applied to the various
DACs to generate their analog output voltages are likewise
multi-bit numbers.
25 Individual gates or circuits 10, when manufactured, inher-
ently have measurable fluctuations in the values of Ac.,, and
Ac._ when measured as chip-to-chip variations for exactly
the same individual gate or circuit 10 as well as within-chip
variations for multiple instances of the same circuit topology
30 which produces gate or circuit 10. On a given chip, for
example, there may be hundreds of thousands to many mil-
lions of individual gates. If individual gates or groups of
individual gates are each controlled by a separate control or
configuration signal Ao, Al , ... A._,, then each of these not
35 only must fall within its range of Ac.,, to Acmax for the
respective circuits to operate properly, the respective values
ofAc m „ and Ac max for each separate control or configuration
signal Ao, Al , ... Am _ 1 each associated with either an indi-
vidual gate groups of individual gates will serve to uniquely
40 identify or fingerprint a particular instantiation of a chip (or a
particular instantiation of a complex circuit comprising a
thusly configured gates which are not integrated).
A pictorial representation of the effect of the variance of
Ac.,, andAc m_ is shown in FIG. 3. In this figure the nominal
45 minimum value of the analog signal A is shown in relation to
four hypothetical empirical values measured from other cir-
cuits ICA -ICD of identically designed netlists of transistors.
From the FIG. 3 it is clear that there are variations in the lower
and upper bounds of the configuration region Ac.,, andAcm_
50 for each of the circuits ICA -ICD . These variations are due to
manufacturing tolerances that manifest themselves as physi-
cally evident changes in the fabricated circuit, but from a
digital standpoint the circuits ICA -ICD are functionally iden-
tical (or at least equivalent). So if a circuit is examined using
55 an electron microscope, for example, very small differences
can be seen chip-to-chip for a given circuit as well as with-in
a single chip for multiple instance of some common reoccur-
ring gate or circuit configuration. One or preferably both of
Ac_ and Ac._ are different than their respective endpoint
60 values Ax.,, and Axmax so that the values ofAc m „ and Ac._
for each controlled gate or circuit 10 is measurable. Never-
theless, the circuits ICA -ICD are functionally identical from
the aspect of the normal use which the circuit is intended to
perform. But their fingerprints in terms of these differing
65 values of Ac.,, and Ac._ can be used to distinguish one
instantiation of the circuit from another instantiation of the
circuit.
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A circuit is assembled as discrete components or more
commonly as an integrated circuit (IC) in a semiconductor
technology such as Complementary Metal Oxide Semicon-
ductor (CMOS) having many instances of individual gates or
circuits 10 each configured by an analog control voltage A
whose respective values ofAc.,„ andAc._ serve to uniquely
identify or fingerprint a particular chip. Because the values of
Ac_ and Ac._ for each controlled gate or circuit 10 result
from manufacturing tolerances outside of manufacturing
control, each individual chip will have many gates or circuits
10 each of which has its own unique analog control or con-
figuration voltage A which (i) must be set correctly (between
Ac_,, and Ac._) and (ii) whose respective values of Ac_,,
and Ac._ uniquely identify the chip in question. These volt-
ages for each instance of a circuit 10 are generated by the
associated DACs 12. So if the chip has m analog voltage
controlled circuits 10, then each of the m DACs 12 must be
loaded with a digital value which generates a respective volt-
age betweenAc.,„ andAc._ for the chip to function properly
and the digital values in each of the m DACs 12 which cause
the respective gates or circuits 10 to malfunction when step-
ping away from a nominal when the chip function properly
can be used to uniquely identify or fingerprint the chip in
question.
The discussion so far has been primarily in terms of chips
and particularly CMOS chips as they are commonly used in
the manufacture of digital devices. But there is no reason why
this fingerprinting scheme need be limited to chips since it
should work well with anything (and everything) which is
subject to manufacturing tolerances, which certainly includes
discrete circuits.
The discussion so far has also been primarily in terms of a
circuit or gate 10 having one desirable function f and either
one or two voltage range(s) for the analog control or configu-
ration voltage A for which the function is undesirable or
indeterminate. However, as is disclosed in the aforemen-
tioned copending application Ser. No. 10/526,613, useful
polymorphic gates can be made using evolutionary algo-
rithms (EA) that are used to create embodiments of electronic
circuits using varying topologies of transistors, various tran-
sistor lengths and widths. Each such embodiment of a poly-
morphic gate is defined as a netlist which describes the net-
work of connections between transistors in a simple form. An
embodiment created by the EA has a feature that when fab-
ricated yields perhaps only one particular digital function f,
but more preferably a range functions fo, fl, ... f each
separated by regions of indeterminate operation x as function
of the magnitude of the analog control or configuration volt-
age A.
FIGS. 4a and 4b depict the effect of varying an analog
control or configuration voltage A for eight polymorphic
digital circuits fabricated on two separate ICs, chip 1 (FIG.
4a) and chip 2 (FIG. 4b). The range of the control or configu-
ration voltage A is shown from 0 Volt on the left to 1.8 Volts
on the right. Hatched regions indicate undefined or unstable
functionality. FIG. 4c is an overlay of FIGS. 4a and 4b (with-
out the hatched regions for clarity of illustration) showing the
variability of the starting voltages (Ac_,,) and ending volt-
ages (Ac.,,) for the respective functions of each of the eight
gates. The gates are identified by the numbers 82, 87, 38,100,
30, 50, 44 and 59.
The boundaries of functionality for the analog control or
configuration voltage A were tested and are indicated by
the regions marked f0 ... fn for chips 1 and 2. These regions
correspond to separate potentially useful functions to,
f1 , ... f that each of the polymorphic gates can perform
depending on the value of the analog control or configuration
6
voltage A applied thereto. So each gate can be thought of as
being a gate or circuit 10 as in FIG. 1 having an associated
DAC 12 for generating the analog control or configuration
voltage A, but instead of having only one useful function f,
5 eachpolymorphic gate can have several possible functions to,
fl , ... f and has a lower and upper bounds of an associated
configuration regionAc. „ andAc_,, for each useful function
to, f1, ... f.
Note polymorphic circuit 82. Ithas seven different possible
10 functions 110-116. The value of Ac._ for 116 is not distinguish-
able from Ax._ but the value of Ac_,, is measurable as are
the values of Ac.,, and Ac._ for each of the functions f045.
So for polymorphic circuit 82, there are thirteen different
values of the analog control or configuration voltage A which
give a signature or fingerprint to that circuit 82.
15 Other gates or circuits represented by FIGS. 4a and 4b can
have different numbers of possible functions and therefore
different numbers of values of the analog control or configu-
ration voltage A which give a signature or fingerprint to that
gate or circuit. So increasing the number of functions that a
20 particular gate or circuit might perform just as increasing the
number of circuits controlled by an analog control or configu-
ration voltage A in a given chip (or discrete circuit) increases
the complexity of the problem (by increasing the number of
variables) thereby significantly reducing the possibility that
25 any two chips (or discrete circuits) might have the same
fingerprint (where each and every possible value ofAc. „ and
Ac._ for each useful function t o, fl , ... f of each and every
separate gate or circuit having analog voltage control align
perfectly within the precision of the DACs 12). It is rather
30 easy to create sufficient complexity so that the chances of two
chips (or discrete circuits) might have the same fingerprint
will be less than one chance in 1040
The measurability of the fluctuations in the values ofAc. „
and Ac._ whether measured as chip-to-chip variations as
35 well as within-chip variations for the same circuit topology
depends on (i) the precision of the DACs 12 and (ii) the
standard deviations of the individual the fluctuations in the
values of Ac.,, and Ac._. Note the overlay diagram of FIG.
4a and note more particularly polymorphic gate or circuit 87.
4o Note functions f2, D and A of that gate and in particular note
the variations in Ac.,, and Ac._ for those functions. One of
the advantages of designing gates of a polymorphic structure
is that circuits created through the use of EA can be made so
that they inherently have measurable fluctuations in the val-
45 ues ofAc. „ andAc._ when measured as chip-to-chip varia-
tions as well as within-chip variations for the same circuit
topology. At the same time, there needs to exist a nominal
value of A for each an analog controlled gate or circuit 10 such
that the analog controlled gate or circuit 10 functions with a
5o desired function f(which in the case of a polymorphic gate is
a selected one of functions t o , fl , ... f ) so that the DAC can
be loaded with a number corresponding to the nominal value
of A which enables the desired function f. Since the circuit in
question will have many, many gates or circuits 10 1 _ m with
55 associated DACs 12 1 _ m, then key space which enables proper
operation of the overall complex circuit 10 become rather
large. If the key is not known, then the circuit 10 will not
function properly.
Note that all instantiations of the overall complex circuit 10
60 will have the same key (i.e. the same nominal values ofAl .m),
but their fingerprints will be different since they will not have
the same values ofAc. „ andAc.,, for each function f of each
gate or circuit 101_..
By the use of an evolutionary algorithm, such as that
65 described in the aforementioned copending U.S. patent appli-
cation Ser. No. 10/526,613, very tightly constrained design
topologies can be found that provide consistent circuit/gate
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functionality in the middle of the configuredrange (Ac_,, and
Ac__) but have ill-defined configuration range boundaries
(Acme„ andAcm,,) whenfabricated, the resulting circuits have
both gross functionality that can be designated a priori to
circuit fabrication and have fine detail that can be measured 5
and are unique to each fabricated IC.
Example of Unique Functionality:
A set of circuits were evolved that exhibited multiple digi-
tal functions depending on the value of a static analog con-
figuration signal. These circuits were fabricated by Taiwan io
Semiconductor Manufacturing Corporation (TSMC) utiliz-
ing a 0.18 micron feature size. Each digital circuit had two
inputs, one output and one analog configuration input. The
digital circuits were tested for functionality and the results are
shown graphically in FIGS. 4a-4c described above and in 15
tabular form in Table I appended hereto. FIGS. 4a and 4b
show the minimum and maximum boundaries for eight sepa-
rate digital circuits (arbitrarily labeled in the FIGS. 4a-4c)
and for the different functions of each circuit. The overlay
view of FIG. 4c shows how the variation between chip 1 and 20
chip 2 manifests itself with regard to the configuration bound-
aries. Examination of the overlapping regions leads to the
conclusion that there are several boundaries of functionality
that can be easily distinguished even without a very high
precision DAC 12.	 25
Uniqueness:
A further aspect of this technique is that the uniqueness of
the circuits grows as the product of all boundaries of the
analog control or configuration voltages on signal wires 14. In
FIG. 2 there are only two boundaries, a minimum and a 30
maximum. In principle there is no limit to the number of
boundaries. In the example shown in FIGS. 4a and 4b there
are thirteen boundaries shown for circuit 82, and there could
be more still, depending on the solution found by the EA.
An alternative technique for increasing the number of 35
boundaries seen by a single signal wire 14 from a single DAC
12 would be to connect the DAC 12 to more than one digital
circuit. In this manner signal several boundaries could be
probed. An example of this is shown in FIG. 5. In this figure
signal A; on line 14 is connected to both gates or circuits g0 40
and gl. The functional map for these two gates is shown in
FIG. 6. In FIG. 6 it is shown that as the value of signal A, is
increased from Ac m „ and Ac_,,, the system of the two gates/
circuits goes through two different functional regions, at first
both outputs are undefined, then f0 is enabled for circuit/gate 45
g0, then becomes undefined, then fl is enabled on circuit/gate
gl, then it becomes undefined again. In general, the two
regions need not be separate, but may overlap to any degree,
such as shown in FIG. 7. In the general manner described
above, multiple gates can be connected to a single signal wire 50
14. The effect of this is the same as that in the empirical tests
shown in FIGS. 4a-4c above in that there are measurable
differences between the functional boundaries as observed in
different functionally-identical ICs. This effect is shown
more clearly in FIG. 8 for the two-gate example of FIG. 5. 55
The functional boundaries along the signal wire 14 of FIG.
4 is shown in FIG. 9. In FIG. 9 there are two functional regions
shown, Regl and Reg2. For the upper and lower boundaries
of each of those regions there are two lines indicating the
values for the respective functional boundary for two differ- 60
ent ICs. In general there will be a distribution of boundary
values for each functional region and it is expected that the
distribution will be Gaussian. Also indicated in FIG. 9 is the
anticipated Gaussian shape of the distribution for thatbound-
ary. For each functional boundary (lower and upper) there 65
will be an observed distribution of values and a chi-square fit
to the data will result in a different sigma of that distribution.
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The values of sigma will determine the estimated boundaries
within which the fabricated integrated circuits will perform
the given function. It is also notable that the width of each
functional region (i.e. the difference between Rxi and Rxu
which correspond toAcm,„toAcm,, discussed above forthe
region under consideration) should be designed or selected so
that it is larger than the sigma of the boundary distributions,
otherwise there is no guarantee that the gross functionality
will be exhibited by any particular IC and makes testing much
more difficult.
Multiplicity of the Signature:
The ability to extract a signature from a set of signal
domains such as that shown in FIG. 9 depends on two param-
eters, the sigma of the boundary value distribution, and the
sigma of the measurement resolution. This is illustrated in
FIG. 10 in which a mean boundary R is shown in between two
measurement points and the sigma of the distribution of the
boundary R (shown with infinite precision) is shown as sub-
tending two measurement points (as defined by the precision
of the DAC 12). In this case the level of detail obtainable for
that element of the signature is limited to only two values. In
general, the level of detail in the signature is defined as the
number of measurement points (and hence the precision of or
number of bits in the DAC 14) subtended by the sigma of the
boundary value distribution.
For a distribution with sigma of about '/256 of the range of
the analog signal input and a desired number of discernable
values within that range of about 4, a measurement precision
of 10 bits is required. For example, the actual IC measured
and shown in FIGS. 4a-4c would correspond to a sigma of 7
mV and a DAC precision of —1.76 mV. Such measurements
taken on-chip are routine and do not require any extraordinary
effort. An empirical study was made for four ICs with func-
tionally identical circuits. The mean variation across all four
ICs tested was 8 mV. However, as shown in FIG. 11, a sig-
nificant number of boundaries are found near the mean of the
distribution, and if those boundaries are not used for signature
detection, the precision requirement for the measurement can
be reduced. For instance, in the data analyzed, if the variation
between the average boundary value and a specific boundary
value is 10 mV or more, we see that there are 17 boundaries
that match that requirement out of a possible 70. A distribu-
tion was generated in which the same sigma as determined
empirically from FIG. 11 was used to produce a statistically
relevant sample of random data on a normal distribution. This
data was then binned at a 7 mV increment, which corresponds
to an 8-bit resolution DAC. This data was then sampled and
the likelihood of that distribution producing two identical
fingerprints was plotted as a function of the number of bound-
aries in the system. The plot is shown in FIG. 16. FIG. 16
shows that there is a strongly exponential drop in the prob-
ability of two identical chips while testing with DACs of 8-bit
precision. Whentherearejust 17 boundaries the probability is
1 E-5. Continuing along this predicted path, the probability of
finding two identical chips with 40 boundaries is 1 E-11 and it
will reach 1 E-40 with 125 boundaries. The expectation is that
we will be able to achieve 125 boundaries with about 30
polymorphic gates, which is a very small number in relation
to the total number of gates or equivalent transistors on an
integrated circuit.
Temperature Dependence:
It is known that there is strong temperature dependence for
the analog functionality of integrated circuits. It is expected
that there will also be a temperature shift of the functional
boundaries of the circuits disclosed herein. This measurement
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has not been done at this point, but it is expected that such a 	 greater detail below. This process is repeated for each f mc-
measurement will lead to a correction table for the boundary 	 tion f associated with each configuration input A0,
values.	 A,.... Am_, to be tested to arrive at the set of numeric values
The Configuration Parameter: Other Fingerprint Domains 	 which define the reasonably sized subset of all of the possible
The configuration parameter in the foregoing description is 5 boundary conditions. The numeric values preferably corre-
a static analog voltage, but there are other analog domains that	 spond to the values taken by the DACs 14 when (or immedi-
can be interpreted and converted to the digital function 	 ately before) the complex circuit produces an anomalous
domain. Examples of these are given in thi s non-inclusive list: 	 result based on inputted hypothetical data to the complex
frequency, time, current, temperature, pressure, flux of ioniz- 	 circuit. Assume that 1014 of the 1040 boundary conditions
ing radiation, electrical load. 	 io are actually measured (and stored for safe keeping) for a,
As such, the configuration parameter need not necessarily 	 particular instantiation of the complex circuit. See space 202
be voltage related. For example, some GaN devices are sen-	 in FIG. 14.
sitive to changes in pressure in terms of changing their func-	 After a particular instantiation of the complex circuit is the
tionality. Also, the present invention has been described in 	 released into the "wild" in a piece of military or commercially
terms of using CMOS technologies, and those skilled in the 15 sensitive equipment, the piece of military or commercially
art will appreciate the relationship between using voltage	 sensitive equipment can be tested to determine whether the
control and CMOS. And while CMOS gates and circuits are 	 original instantiation of the complex circuit still resides in the
commonly used in digital technology, there is no reason for	 piece of military or commercially sensitive equipment. Test-
necessarily excluding bipolar devices, for example, from con- 	 ing one to two thousand of the boundary conditions should be
sideration. In bipolar devices the configuration parameter can 20 enough to satisfying one with a high degree of certainty that
be represented by a current value rather than a voltage value. 	 either the original complex circuit is still in place or alert one
Using AE, the configuration parameter can also be a fre- 	 to the fact that the original complex circuit has been replaced
quency or electrical load, so that a circuit designed using AE, 	 with a rogue version of same. This space is labeled 204 in
if the frequency of the analog input changes or alternatively if
	
FIG. 14. Since a reverse engineer who got access to the
the load changes, the function performed by the circuit 25 complex circuit would not know which subset 202 of the set
changes.	 200 of all possible boundary conditions had been tested, the
So while this technology has been described using embodi-	 reverse engineer would be forced to try to find every member
ments where the configuration parameter is voltage-related, it 	 of set 200 if they are to successfully spoof the complex circuit
should be appreciated that the configuration parameter can be 	 so that it returns the expected values when the subset 204 is
pressure, load, current, frequency, and/or voltage related. 	 30 tested.
An Exemplary Polymorphic Gate 	 FIG. 15 depicts two gates each having a single function f
FIG. 12 depicts a polymorphic gate 10 which takes on six	 having an associated configured range (Ac_,, andAc m„). For
different useful functions (which are separated by non-func- 	 ease of description, the subscripts in this figure for the bound-
tional regions) in response to changing its bias voltage (which 	 aries B are i.j, where i refers subscript of the corresponding
is shown as signal `Select' in the figure). So if the DAC 12 is 35 gate g and j is 0 forAc m „ and 1 forAc m„. The procedure for
utilized to generate the analog voltage on wire 14 which is 	 identifying the set of fingerprints involves:
connected to signal Select, then by applying numbers to the	 1. Set St to approximately (131.1-131.0)/2 (i.e., the mid-point
associated DAC, the boundary conditions associated with the 	 of rangeAJ where these range boundaries are estimated
depicted polymorphic gate 10 can be determined as described
	
because they were inputs to the EA.
above.	 40	 2. Search downward for SO to identify when the overall
Extracting the Numeric Values of the Boundary Conditions 	 function F(I) no longer corresponds to the intended
Given a suitably complex circuit having a thousand circuits 	 function, this search is performed using the so-called
each having six boundary conditions, there could easily be 	 "binary search” method. The result of this search is
10 18 boundary conditions which could be examined. Assume, 	 fingerprint data B o 0.
for example, that the circuit in shown in FIG. 13 has a thou- 45	 3. Search upward to identify B o 1 in a manner symmetric to
sand or more black box gates 101.1000 as opposed to five
	 the above.
depicted black box gates 10 1.5 and assume that each black box 	 4. Set SO to (130.1-130.0)/2 using the measured values of Bo .1
gate has more than just a few boundary conditions associated 	 and Bo 0.
therewith since polymorphic gates are preferably utilized. 	 5. Search for boundaries 13 1 0 and B 1 1 in a fashion repeat-
Such a complex circuit has a large set of possible boundary 50	 ing the algorithm above.
conditions and having a large set of possible boundary con-	 The foregoing Detailed Description of exemplary and pre-
ditions which could be examined helps to ensure that a device 	 ferred embodiments is presented for purposes of illustration
using this technology cannot be spoofed, since it takes a finite	 and disclosure in accordance with the requirements of the
amount of time to determine even one boundary condition,	 law. It is not intended to be exhaustive nor to limit the inven-
the prospect of examining all of them reasonably quickly 55 tion to the precise forms) described, but only to enable others
becomes an impossibility. This space (of all possible bound- 	 skilled in the art to understand how the invention may be
ary conditions) is labeled 200 in FIG. 14.	 suited for a particular use or implementation. The possibility
So instead of examining all of them, some reasonably sized	 of modifications and variations will be apparent to those
subset of all of the possible boundary conditions is examined 	 skilled in the art. No limitation is intended by the description
by first setting all of the configuration inputs A 0, A 1 , ... A_-, 60 of exemplary embodiments which may have included toler-
to their nominal working values (Ac,,_ which is typically 	 ances, feature dimensions, specific operating conditions,
midway between Ac_ and Acmes for the function f to be 	 engineering specifications, or the like, and which may vary
tested). This space is labeled 202 in FIG. 14. Then for each of	 between implementations or with changes to the state of the
the configuration inputs to be tested, the configuration input 	 art, and no limitation should be implied there from. Applicant
value A is adjusted using a stepping algorithm designed to 65 has made thi s disclosure with respect to the current state of the
quickly find the associated values ofAc m „ andAcm,, (assum-	 art, but also contemplate advancements and that adaptations
ing that both Ac_ and Ac__ are of interest) discussed in	 in the future may take into consideration of those advance-
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ments, namely in accordance with the then current state of the
art. It is intended that the scope of the invention be defined by
the Claims as written and equivalents as applicable. Refer-
ence to a claim element in the singular is not intended to mean
"one and only one" unless explicitly so stated. Moreover, no 5
element, component, nor method or process step in this dis-
closure is intended to be dedicated to the public regardless of
whether the element, component, or step is explicitly recited
in the Claims. No claim element herein is to be construed
under the provisions of 35 U.S.C. Sec. 112, sixth paragraph, 10
unless the element is expressly recited using the phrase
"means for. . . " and no method or process step herein is to be
construed under those provisions unless the step, or steps, are
expressly recited using the phrase "comprising the step(s)
for ... ".
12
at least one other state wherein the intended digital func-
tion is not performed;
response to the configuration voltage applied to the ana-
log input for controlling the performance of the
intended digital function of the circuit or gate; and
a transition between the at least one state and the at least
one other state when the applied configuration voltage
corresponds to a boundary voltage wherein the
boundary voltage for each instantiation of the system
constitute a fingerprint for identification of said each
instantiation.
2. The system of claim 1 wherein manufacturing tolerances
occurring during manufacture of said system give rise to the
varying of said boundary voltages.
TABLE 
The functional range boundary data including both the simulated (Columns with (Nom) listed) and measured (Columns with a (Chip x)
indicated for the data represented by FIGS. 4a and 4b.
Circuit
Func-
tion Arbitrary
Inf.
Lim
(Nom)
Mid-
Point
(Nom)
Sup.
Lim
(Nom)
Inf.
Lim.
(Chip 1)
Sup.
Lim.
(Chip 1)
Inf
Lim.
(Chip2)
Sup.
Lim.
(Chip2)
Inf
Lim.
(Chip3)
Sup.
Lim.
(Chip3)
Inf.
Lim.
(Chip4)
Sup.
Lim.
(Chip4)
Circuit82 AND 1 0 0.2 0.4 0.04 0.486 0.04 0.489 0.04 0.47 0.04 0.493
(pbufa_bufb) XNOR 2 0.5 0.533 0.588 0.534 0.602 0.52 0.566 0.53 0.614
NAND
131 3 0.6 0.65 0.7 0.641 0.76 0.645 0.746 0.644 0.749 0.647 0.764
BUFA 4 0.8 0.85 0.9 0.788 0.956 0.79 0.938 0.809 0.878 0.803 0.933
OR 5 1 1.021 1.092 1.028 1.099 1.053 1.097 1.01 1.11
BUFB 6 1.1 1.2 1.3 1.156 1.341 1.16 1.355 1.174 1.341 1.175 1.368
GRO
UND 7 1.5 1.478 1.8 1.485 1.8 1.488 1.8 1.525 1.8
Circuit87 OR 1 0.4 0.03 0.345 0.03 0.36 0.03 0.353 0.03 0.364
(pbufa_orinv) BUPA 2 0.5 0.492 0.583 0.488 0.566 0.509 0.584 0.514 0.588
ANDB
2 3 0.6 0.65 0.7 0.666 0.804 0.634 0.804 0.666 0.804 0.669 0.804
INVB 4 0.8 0.85 0.9 0.89 0.945 0.921 0.999 0.868 0.955 0.898 0.959
OR132 5 1 1.05 1.1 0.976 1.108 1.026 1.152 0.972 1.132 1.007 1.123
VDD 6 1.5 1.19 1.8 1.211 1.8 1.161 1.8 1.198 1.8
Circuit38 NAND 1 0 0.07 0.65 0.07 0.66 0.07 0.659 0.07 0.66
(pand_nand) INVB 2 0.7 0.677 0.862 0.684 0.879 0.674 0.885 0.669 0.889
NOR 3 0.9 0.905 1.048 0.909 1.036 0.916 1.056 0.931 1.062
XNOR 4 1.1 1.07 1.163 1.077 1.17 1.068 1.171 1.084 1.177
AND 5 1.8 1.176 1.8 1.181 1.8 1.192 1.8 1.196 1.8
Circuit100 AND 1 0 0.3 0.6 0.068 0.896 0.068 0.908 0.068 0.898 0.068 0.902
(pand_or) BUFB 2 0.9 0.922 1.118 0.943 1.129 0.934 1.135 0.94 1.143
OR 3 1.2 1.134 1.366 1.159 1.383 1.155 1.391 1.156 1.39
VDD 4 1.5 1.384 1.8 1.406 1.8 1.409 1.8 1.414 1.8
Circuit30 NAND 1 0 0.04 0.15 0.04 0.13 0.04 0.13 0.04 0.13
(pnand_or) VDD 2 0.5 0.22 1.315 0.2 1.296 0.2 1.306 0.2 1.303
OR 3 1.8 1.392 1.8 1.411 1.8 1.413 1.8 1.414 1.8
Circuit50 NAND 1 0 0.04 0.283 0.04 0.29 0.04 0.308 0.04 0.32
(pnand xor) NOR 2 0.7 0.399 1.797 0.404 1.79 0.419 1.796 0.409 1.767
NAND 3 1.8 1.805 1.805 1.794 1.8 1.804 1.804 1.797 1.8
Circuit44 NAND 1 0 0.03 0.465 0.03 0.464 0.03 0.47 0.03 0.457
(pbufa_nand) OR132 2 0.65 0.639 0.688 0.636 0.7 0.634 0.698 0.631 0.687
BUFA 3 0.9 0.717 1.524 0.73 1.522 0.718 1.517 0.718 1.504
AND 4 1.6 1.645 1.8 1.643 1.8 1.633 1.8 1.633 1.8
Circuit59 NOR 1 0 0.03 0.334 0.03 0.339 0.03 0.328 0.03 0.327
(pbufa_nor) INVA 2 0.5 0.424 0.542 0.428 0.54 0.426 0.527 0.424 0.542
BUFA 3 1.8 0.77 1.8 0.779 1.8 0.786 1.8 0.788 1.8
What is claimed is:
1. A system comprising:
at least one digital to analog converter for generating con-
figuration voltages and
a plurality of digital circuits or gates, wherein each of the
plurality of digital circuits or gates comprises an analog
input to which the configuration voltages are adapted to
be applied, and the digital circuit or gate is adapted to
exhibit, during operation:
at least one state wherein the digital circuit or gate per-
forms an intended digital function;
3. The system of claim 1 wherein the boundary voltage of
a particular digital circuit or gate corresponds to a number
applied to the associated digital to analog converter for gen-
60 erating the configuration voltage corresponding to the bound-
ary voltage associated with said particular digital circuit or
gate.
4. The system of claim 1 wherein said system is an inte-
grated circuit device.
65 5. The system of claim 1, further comprising an electrical
circuit for testing the boundary voltage and thereby extracting
the fingerprint from the particular instantiation of the system.
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6. The system of claim 5, wherein the system is an inte-
grated circuit device.
7. The system of claim 6, wherein the configuration volt-
ages are DC or AC voltages applied to the integrated circuit
device.
8. A system comprising:
at least one digital to analog converter for generating con-
figuration voltages and
at least one polymorphic circuit, wherein the polymorphic
circuit comprises an analog input to which the configu-
ration voltages are adapted to be applied, and the poly-
morphic circuit is adapted to exhibit, during operation:
at least two states wherein the polymorphic circuit per-
forms one intended digital function for each state;
at least one other state occurring between the at least two
states wherein the intended digital functions are not
performed;
response to the configuration voltage applied to the ana-
log input for controlling the performance of the
intended digital functions of the polymorphic circuit;
and
14
at least two transitions, wherein each transition is
between one of the at least two states and the at least
one other state when the applied configuration voltage
corresponds to a boundary voltage of the polymorphic
5 circuit, wherein the boundary voltages for each
instantiation of the system constitute fingerprints for
identification of said each instantiation.
9. The system of claim 8 wherein the polymorphic circuit is
configured to have at least five boundary voltages where the
io polymorphic circuit transitions from one of the at least two
states to the at least one other state.
10. The system of claim 9 wherein each boundary voltage
of a particular polymorphic circuit corresponds to a number
applied to the associated digital to analog converter for gen-
15 crating the configuration voltage corresponding to each
boundary voltage associated with said particular polymor-
phic circuit.
